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INTRODUCTION
Several digital codes are appropriate for high density data recording on
instrumentation magnetic tape. One commonly used is Biphase-level (13I^-L)
code. Embedded within 1314-1, data is Non-Return-to-Zero Level (NRZ-1.) code
and a synchronous clock. Code conversion is accomplished through the use of
a bit synchronizer. After first extracting the clock from the 1314-L data, the
bit synchronizer uses it and the 131(P-L to generate the NRZ-L data (see refer-
ences) .
Single speed bit synchronizers are commercially available for a specified
data rate. hi some units, interchangeable plug-in modules are used to acconi-
modate data rate changes. This paper describes a bit synchronizer designed
to operate over a range of four recorder playback speeds in the basic version.
Through a simple ex.:.ansion, operation can be extended to eight or more multi-
ples of a base data rate. Since the clock and NRZ-L are b•)th generate) directly
from the 1314-1, data, the bit synchronizer accepts fluctuations in data hit rate
(due tc, recorder playback error) with no loss of accuracy.
Althoc h commercially available bit synchronizers offer data conversion
without initial calibration for specific data rates, this design offers many fea-
tures which make it a more desirable alternative. First, its simple layout
makes it ideal for implementation within existuig equipment so that no external
synchronizing unit is necessary. As such, the bit synchronizer may be espe-
cially useful in applications where size and weight constraints are significant.
Secondly, the circuit is easily initialized to operate at the user's specific
data rates and can be just as easily modified if requirements change. In addi-
tion, its expandable nature and operation at Multiples of a base data rate make
this bit synchronizer directly compatible to standard instrumentation tape re-
corders which have multiple speed increnients. Finally, the savings in cost
and power consumption are substantial when compared to elaborate signal
conditioner/bit synchronizers which may in certain applications possess more
capability than is actually needed. In general, this design meets the require-
nients for an easily fabricated, low-cost, auto-sensing bit synchronizer in
Systems utilizing four or more multiples of a base 1314-1, data rate from less
than 1 bit/second to over 1 x106 bits/second.
GENEIUL DESIGN EXPLANATION
Within each data cell (time allocated for one bit) the 13I4-1, niakes one
level transition according to the logic state of the bit. A low to high transition
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represents a "zero" (0 volts) data bit, and a high to low transition represents
a data "one' s
 (+5 volts). These transitions are present at the center of every
data cell and are referred to in this paper as primary transitions. Secondary
transitions are generated when successive data bits are the same logic state.
These transitions are nonperiodic and must be disregarded by the circuitry
which generates the clock.
A block diagram of bit synchronizer functions is shown in figure 1. Input
BI(D-L is referenced to TTL compatible levels with zero-crossing points deter-
mining the TTL edge locations. In order to select the proper clock to be syn-
chronized to the data, the bit synchronizer counts the number of BIB-L transi-
tions in a specific timing period. Based on the transition count, a clock rate
decision is made and the proper timing components are selected.
A dual one-shot extracts the clock from BID-L using the timing components
to accurately position the clock edges. NRZ-L is generated from the clock and
BId)-L by an edge triggered flip-flop. The relationship between BIib-L and the
embedded clock signal and NRZ-L is shown in a timing diagram (fig'. 2) . In
extracting the clock, this bit synchronizer introduces a 90 0
 phase shift so that
the clock and NRZ-L will lock on to only the primary BID-L transitions, and
accept temporary data rate fluctuations of up to one-half the frequency of the
base data rate.
DETAILED CIRCUIT DESCRIPTION
As shown in figure 3, this design employs standard 7400 series TTL logic.
For additional power savings and an increased upper limit on bandwidth, the
747500 series can be used. Circled letters "A" through "C." in the schematic
show the location of logic trfwes displayed in both Timing Diagrams (figs.
4 and 5).
BIB-L data greater than 0.8 volt p-p in magnitude is the only input neces-
sary to accurately extract synchronized NRZ-L data and clock (fig. 4(a)).
After inversion in the 741 op amp (ICI) a differential signal is applied to
the 8820 line receiver (IC2). Accepting a maximum input voltage of 30 volts
p-p, the line recePter produces a zero referenced, TTL compatible signal.
The Schmitt-trigger NAND inverts the BIB-L back to normal and squares up
both edges of the data (fig. 4(b)).
Each one-shot in IC4 senses either the positive or negative transitions of
the BI(D-L and outputs inverted 1 microsecond pulses for every edge detected.
The gating of these two signals yields a positive pulse train (fig. 4(c)). Selec-
tion of the proper clock rate is made according to the number of transition
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pulses in a given timing period. These pulses are sent serially to three 7493
divide-by-eight counters (ICS, IC6, I07). At the same instant, the first pulse
of the train activates the tuning period (IC8a), and resets the counters. Addi-
tionally, the stream of pulses is used to produce the leading edge of the clock
in IC16a.
During the tvnhng period, the three counters output a 12 bit word indicating
the total transition count since they were last reset. A 7475 quad latch (IC9)
monitors four of the most significant bits of that word.
When the first one-shot in IC8 completes the timing period, the Q, output
transitions to a high level. This level enables the quad latch where inverted
data is transferred to the Qn latch outputs. The next pulse in the train starts
the thning period again causing Q 1
 in IC8a to return low. This negative going
transition latches the data that was present on IC9 at the time of the transition.
Finally a 2 pS pulse resets the counters when the same negative edge is sensed
by the second one-shot, IC8b.
A Priority Encoder (IC10) selects the highest-order data line from among
the four latch outputs. The selected line is encoded into two bit binary. Once
a clock rate selection is made by the priority encoder, its output will remain
constant unless a different input bit rate is chosen. This binary output is de-
coded into one line by a three-to-eight line decoder (ICll). More of the de-
coder capacity may be used in the expanded version.
Both clock offset and duty cycle adjustments are made through one-shot
timing resistor selections. Dual Clock Drivers (Motorola MMH0026) and
diodes (1N916) isolate all but the selected timing resistors from power supply
voltages. To insure stable clock output, the offset one shot (IC16a) must lock
on to the primary transitions of the Bhh-L and disregard the secondary ones
(fig. 4(d)). Selecting the tinning resistor/capacitor combination for 900 phase
offset from the primary transitions allows for the greatest fluctuation in bit
rate.. Gating of the QIn output of IC16a with the BId)-L prevents false trigger-
ing of the one-shot.
Data conversion errors will only occur momentarily during start-up se-
quences or input data rate changes. Should the offset one-shot fire on a sec-
ondary transition immediately following start-up, it will lock there only until
the first time successive data bits change state. From that point on, the lead-
ing edge of the clock will be properly offset to 900 phase lag from the primary
transitions.
Varying the timing resistance for one-shot IC16b controls the duty cycle
of the clock (fig. 4(e)). Increasing the current drive through an open collector
inverter allows the clock to be used in driving additional circuitry. For both
	 `t
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the offset and duty cycle one-shots, precision timing components should be 	 )
used. Resistor and capacitor values should be selected within the xnanufactur-
er t s recommended ranges for one-shot operation. 	 t
Extracting NRZ-L data from the BBP-L is easily accomplished once a 000
phase offset clock has been derived. A 7474 positive edge-triggered D-type
Flip Flop produces NRZ-L corresponding to the BIT-L state on its data input
at the instant of the negative going clock transition (fig. 4(g)). Both normal
and inverted data, are available as outputs. Actual circuit traces -t the loca-
tions lettered in the schematic are shown in figure 5.
n
TIMING PERIOD SELECTION
The tinning period is selected so that the most significant bib of the BIT-L
transition count has just changed state prior to completion of that period. Dur-
ing a constant timing period, each higher multiple of base data mate will yield
twice the transition count of the next lower speed. Ideally the timing period
should end immediately following the state change of the most significant bit.
As shown hi figure 0, n bits of BI AI)-L data contain 2n transitions when
the data is a repetition of one level. When the data is a continuous high to low
level alternation of n bits there are only n transitions. An "average" line
of BIT-L data would contain elements of each that is, both high and low bit-
levels and bi l- ,level repetitions and alternations. Accordingly, n bits of aver-
age Bhh-L &ca must contain between n and 2n transitions. A count of about
1.5 n might be expected.
Once the slowest data playback bit; rate has been established, the proper
timing period can be determined. If for example a data tape contains 1000
Bid)-L bits/'second recorded at 3a inches/second, a 1-second segment of that
tape will contain between 1.000 and 2000 transitions when played back at the
same speed. In this case a tuning period of 1 second might be chosen. Within
that period_a binary count of 2^ 0 or.1024 transitions would most likely be
reached. However, the next: greater significant bit representing a. count of
211 or 2048 would never change state.
In general., the timing period is selected so that the total, transition count
during that period falls between two significant bit changes, 2 1 and 2n+1 If
in the preceding example the tape was played back at 72 inches/second instead
of 3^, the transition count would reach between 2 11 and 212 during the 1 see-
end timing period. Only one initial adjustment of the timing period is neces-
sary. Within that ti riod each of the .four most significant bits will represent
one data rate.
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The longer the timing period, the higher the percentage of accuracy hi
determining the proper clock rate. A new clock rate decision is made, at the
end of every timing period. However the circuitry bey6nd the priority encoder
operates consistently based on the last decision. Consequently, the only clock
dropout occurs when the change in data input rate approaches a factor of 2,
EXPANDED VERSION REQUIREMENTS
A desirable feature of this bit synchronizer design is its simple expansion
to eight data rates. The expanded version is ideally suited to operation with
seven speed digital recording equipment (15/16 in/sec to 60 in/sec).
One additional cascaded binary counter and one quad latch are required for
operation at greater than 4 data rates. Both the priority encoder and octal de-
coder will handle up to eight data rate selections.
To generate the clock for each supplemental data rate, two additional clock
drivers, diodes, precision resistors and potentiometers are required. Each
configuration supplies power to a separate timing resistor just as in the four-
speed version. The factor limiting expansion of the basic design as previously
described is.the range of pulse widths obtainable from the offset and duly cycle
one-shots using a single value of timing capacitance.
CONCLUDING REMARKS
The multiple speed expandable bit synchronizer was designed for installa-
tion in an Inertial Navigation System Data Decoder. Presently, two bit syn-
I-
	
	chronizers, both wire-wrapped in the four-speed version (BIl)-L data rates from
1725 to 13 800 bits/sec), are in use in separate Data Decoders. The requested
feature that initiated this design was the ability to automatically sense the BW4 L
data rate and synchronize the proper clock to the data. This design eliuminated.
a front panel Tape Speed Select control and an external signal conditioner/bit
synchronizer Ludt. For systems utilizing a range of BI4 L recording rates,
this design offers accurate, auto-sensing bit synchronization.
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Ition pulse train -x denotes primary transitions; (d) Offset one-shot Q
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Figure 5. - Actual circuit trice-, corresponding to the timing diagrams of 
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Figure 7 - Wire-wrapped four-speed version bitSynLhronizer.
